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Improving Energy Efficiency through Compiler
Optimizations
Jack Beckitt-Marshall

Abstract—Energy efficiency is becoming increasingly
important for computation, especially in the context of
the current climate crisis. The aim of this experiment was
to see if the compiler could reduce energy usage without
rewriting programs themselves. The experimental setup
consisted of compiling programs using the Clang compiler
using a set of compiler flags, and then measuring energy
usage and execution time on an AMD Ryzen processor.
Three experiments were performed: a random exploration
of compiler flags, utilization of SIMD, as well as benchmarking real world applications. It was found that the
compiler was able to reduce execution time, especially when
optimising for the specific architecture, to a degree that
depends on the program being compiled. Faster execution
time tended to correlate with reduced energy usage as well,
further suggesting that optimizing programs for speed and
architecture is the most effective way of decreasing their
overall energy usage.
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I. BACKGROUND

In the current Information Age, computers are becoming more and more common: not only on our desks,
but in our pockets, in every conceivable technological
product, and also one may even wear them on a regular
basis. To power these devices, energy must be consumed.
According to data from Fujitsu (2010), from the production of raw materials to the final disposal, energy
consumption during usage accounts for 52% of the total
energy usage of a computer during its entire life cycle
[1].
Energy consumption of computers is a concern in
multiple areas. For instance, one must consider the growing proliferation of mobile devices that rely on batteries
to power them: there are traditional examples such as
laptops and smartphones, but electric cars, wearables and
Internet of Things devices also represent this growing
field. Naturally, for this kind of device, lower power
consumption is beneficial: battery life will be increased
and wear on the battery from use will be decreased.
In addition, there are significant applications of computers which are known to consume a large amount
of power. One of those applications is gaming. Many
gamers choose to buy high-end gaming PCs with hardware that tends to consume a large amount of power:
water-cooled graphics cards, CPUs with many cores, and
high amounts of RAM, which leads to them consuming
almost 20 percent of all power consumed by computer
hardware despite making up only 7.5 percent of the total
[2]. Improving the power efficiency of gaming hardware
and software will help reduce this energy consumption
to more proportional levels and help curb the impact of
this emerging computational activity.
In addition, datacenters are becoming an increasingly
important application of computer hardware, as they
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serve many of the applications over networks that we
often take for granted: file downloads, streaming, and
cloud computing to name just a few. However, datacenters tend to consume a lot of power: in the United
States, they consumed almost 61 billion kWh of energy
altogether in 2006, equivalent to approximately 1.5% of
total energy consumption in the country. The servers
themselves and the cooling required to deal with their
production of heat takes up approximately 80% of the
total energy consumption of datacenters [3].
Recently, the energy usage of “mining” for cryptocurrencies such as Bitcoin has also come to light. As of midMay 2021, researchers at the University of Cambridge
have estimated that cryptocurrency mining, at its current
rate, would consume approximately 147 terawatt-hours
of power per year: around the same amount of power as
the country of Malaysia [4] [5].
Diverse applications benefit from energy efficiency, as
seen above, but with the ongoing climate crisis, there is
an even further impetus to reduce power consumption
through computing. With the potential of computers
dedicated to one usage such as cryptocurrency to consume the same amount of energy as many countries, for
example, even a small decrease in power consumption
could have a great impact and make computing as a
whole more environmentally friendly.
´
The overall energy consumption is E = pdt, where
p represents the power usage at a certain moment of time
[1]. Immediately from this equation, there are two ways
in which we can reduce this total: reducing the power
usage, or reducing the execution time.
A. Improving hardware efficiency
The overall
energy consumption can be represented
´
as E = pdt, where p represents the power usage at
a certain moment of time [1]. Immediately from this
equation, there are two ways in which we can reduce
this total: reducing the power usage, or reducing the
execution time.
One way in which power consumption of a processor
can be reduced is by reducing power consumption of the
hardware itself. Traditionally, as transistors have shrunk
in size over the years, power consumption remained
proportionate with transistor area, hence meaning that
a chip with the same amount of transistors, but smaller,
would consume less power. This phenomenon is known
as Dennard scaling. However, Dennard scaling became
unfeasible around the 2003-2005 timeframe when transistors (the electronic switches that power processors)
reached a size of 90 nanometers. While the semiconductor industry has released products with transistors as
small as 5 nanometers (as of late 2020), these smaller
transistors leak more current, which unfortunately has

resulted in a “dead-end” in improvements to energy consumption at the silicon level. This has led semiconductor
companies like Intel and AMD to adopt technologies
such as multi-core CPUs, which may not solve the
problem, especially under workloads that do not benefit
from parallel computing [6].
With the end of Dennard scaling, much of the improvements in CPU energy efficiency have been focused
on performance per watt as well as better management
of energy usage. These innovations include Intel’s Turbo
Boost and AMD’s Precision Boost Overdrive, both of
which can dynamically overclock (run a CPU at higher
than its rated frequency) the CPU if a task requires extra
performance, while running CPUs at a slower frequency
and lower wattage if the CPU is not doing much (i.e.
sitting idle on the desktop) [7]. The architecture of the
CPU itself can also be optimized to deliver improved
performance per watt: improved prediction of the path
of execution, larger and more optimized caches and
integrating input/output components on the CPU itself all
enabled AMD to improve performance per watt dramatically with the introduction of its Zen architecture [8].
Another solution could be to use a different architecture:
while Intel’s x86-64 architecture is dominant in servers,
desktops, and laptops, adoption of other architectures,
most notably ARM, which dominates the smartphone
market due to providing better performance per watt,
is increasing. For instance, Apple is in the process
of switching its desktops and laptops to using ARM
processors instead of x86-64 because of increased power
efficiency.
Of course, however, microarchitecture is outside the
scope of a project like this; it is more of a task for
the companies which manufacture CPUs. Nevertheless,
it is still an important consideration when looking at
how energy efficiency can be improved when running
programs.
B. Reducing execution time
A factor that we can more easily control is the execution time of the program itself. With the aforementioned
integral, it is easy to see that a reduction in execution
time may lead to a lower total energy usage. For reasons
other than purely energy efficiency, execution time has
been a key focus for both people who develop algorithms, as well as those who create ways for people to
run code on processors, such as developers of compilers
and interpreters. For the former case, one can choose to
program in a way that reduces the execution time. This
may involve strategies like:
• Using more time-efficient algorithms, such as those
for operations like sorting.
• Optimising programs such that they run faster on a
given architecture. For example, correct alignment
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of data when programming in C can reduce memory
access times on most processors.
• Writing functions in languages that provide better
performance: C or C++ instead of Python or Java,
or even assembly language.
• Performing tasks in parallel using multiple CPU
cores.
The implementations of most programming languages
often result in faster machine code than a “naive” translation of the program code would suggest. For example,
most C compilers including GCC, Clang and Microsoft’s
Visual C++ are optimising compilers, meaning that a
developer can set a flag during compile time which will
in turn find a way to make the program run faster. There
are hundreds of these optimisations that can be applied,
but here are a few examples [9]:
1) -ffast-math - Allows aggressive optimisation
of operations involving floating-point (numbers
with a decimal point) math, with some potential
loss in precision.
2) -funroll-loops - If the number of times that
a loop is run can be determined, simply repeat the
instructions that number of times instead of using
specific instructions.
3) Various flags such as -march that allow code to
be compiled to fit a specific architecture, such as
AMD Zen or Apple silicon, which will improve
performance on that specific platform at the cost
of using the code on other processors.
Using a combination of these flags can reduce execution
time quite significantly.
Yet, this approach may still lead to problems with
power efficiency, as some CPU instructions are known
to be less power-efficient than others. For instance, using
SIMD (single instruction, multiple data) instructions can
dramatically improve the performance of code that deals
with vector operations, which are used a great deal in
3D graphics, for example. However, on Intel CPUs, using
SIMD instructions can result in an increase in RAM and
CPU power usage. Reducing execution time, therefore,
may not be a total solution to energy usage either [10].
C. Energy-aware compilers
There is, however, another potential solution, and that
is to improve the power efficiency at the compiler level.
At the level of the compiler, one can manipulate various
aspects of the final program that is generated through a
number of means, most notably through the aforementioned mechanism of compiler flags. Through compiler
flags, one can in effect switch on or off different aspects
of code optimisation, which may result in improvements
in a variety of metrics: code size, speed of execution,
and most importantly, energy efficiency. Ideally, there

could be a set of compiler options that ensure that
programs consume as little energy as possible on a given
set of hardware, while ensuring that the program still
delivers correct output: many compilers optimise already
for either code size or code speed, so energy could be
an additional target.
Not all optimisations may result in decreased energy
consumption in all cases: what may work on one set
of hardware may have the opposite effect on other
hardware. Therefore, it is important for this compiler
to be flexible when dealing with different hardware, and
not “over-fit” to a specific hardware combination.
D. Contributions
This work explores the potential of exploiting compiler optimizations to improve energy efficiency of existing programs. The main original contributions of this
work are:
• Examining how energy usage can be reduced on one
of the newest and most popular CPU architectures:
the AMD Zen 2, which is used in a plethora of
devices including desktop and laptop computers,
servers, workstations, as well as the PlayStation 5
and Xbox Series S/X games consoles.
• A focus on real-world applications and how the
energy consumption while running those can be
reduced.
The results suggested that the compiler is able to improve energy efficiency, especially when programs are
optimized to run on a specific architecture.
II. R ELATED W ORK
A. Experiments regarding power efficiency
Aljabri et. al. investigated the power consumption
of different iterations of the mergesort and quicksort
algorithms, with code written in C++ and compiled using
the G++ AMD64 compiler. They found that mergesort
consumed less power than quicksort on the Intel Haswell
(2013) CPU, with an advantage ranging from 41.91
to 8.44% depending on which memory levels needed
accessing. One possible explanation they gave for the
power consumption advantage of mergesort was that
mergesort exploited the hardware barrel shifter (using
shifting instructions), which is more power-efficient than
the partitioning step of quicksort, which uses instructions
which are less power-efficient [11].
Pallister, Hollis and Bennett explored the effects on
power consumption that compilers can achieve through
the use of compilation flags using the GCC compiler
on a variety of embedded RISC systems. Using both
real-world and synthetic benchmarks, they initially explore the effect on energy efficiency of GCC’s baseline
optimization levels (-Og, -O0, -O1, -O2, -O3,
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-O4), and then move on to enabling individual compiler options on top of -O1 and -O2 optimizations to
examine the effect on both the energy used and time
taken. They later analyze combinations of compiler flags
on different hardware, to see if combining flags will
result in improvements in energy consumption figures.
They concluded that energy consumption correlated with
execution time, and by adding and removing flags on top
of the standard optimization levels, they could produce
more optimal results. However, they found it difficult to
resolve the interactions between different optimizations
in this process [12].
Dubach, Jones and O’Boyle also explored compiler
optimizations on an Intel XScale ARM-based CPU and
also examined how microarchitecture and compiler combinations affect energy usage. They found that using the
-O2 and -O3 baseline optimizations resulted quite often
in increased power consumption and an insignificant
improvement in execution time in contrast to the “lessoptimized” -O1 optimization level. They also found
that the best optimizations did vary from program to
program, and the right combination of optimizations
could reduce energy consumption by 19% [13].
Chen and Venkataramani discussed how they created a tool known as enDebug, which provides finelygrained energy profiling for programs through both using
hardware-based energy and performance counters and
using the SESC processor simulator. The program then
automates the process of energy optimization through using a genetic programming-based algorithm, which uses
a neural network to transform assembly programs into
“mutants” with different energy characteristics, which
are then compared and filtered to “breed” the next
generation. Examples of neural transforms here are using
more complex operations supported by the specific ISA
(e.g. using lea on x86-64 CPUs for a combination of integer multiplication and addition rather than both imul
and add instructions), and unrolling loops. As a result,
they were able to create an automated recommendation
system that generated program mutants that eventually
minimized energy consumption in a swift fashion [14].

B. Experimental tools
To conduct experiments involving optimisation of
energy efficiency, the Collective Knowledge framework
was used, providing reusable workflows for testing collecting results across different programs and platforms
[16].
III. I NITIAL EXPLORATION OF COMPILATION FLAGS
A. Experimental design
The initial experiment was to simply explore the space
of compilation flags, to see whether there were any combinations that would result in any significant reduction
in energy usage. Hypothetically speaking, there could
possibly exist a set of compiler flags that would allow
one to decrease energy usage.
There first needs to be a baseline - a set of flags that
will potentially deliver a somewhat optimised result, but
with some room to optimise further. The -O1 flag was
chosen for this purpose, providing some optimisation
without enabling all optimisations or those that are aggressive and violate compliance with language standards
[9].
The dependent variable in this initial exploration was
the power consumption of each program. This was
measured in watt-hours,
and a Python script, getting one
´
the integral E = pdt for that specific program.
The independent variable will be the compiler flags
themselves. For each iteration, a random set of compiler
flags were enabled or disabled, which shows the effect
of compiler flags not only working on their own but
also within combinations. A large enough number of
iterations was required to show enough combinations:
300 was deemed sufficient. Each program compiled with
that combination of compiler flags will be run five times
to repeat the results.
The experiment was repeated as well using different
program workloads to see whether results depend on
program, or if they hold no matter which program is
being used.
B. Implementation

Haj-Yahya et. al. created a tool known as Symbolic
Execution tool for Energy Modeling (SEEM), which
executes programs symbolically at the IR (Intermediate
Representation) level of the LLVM compiler, rather than
using a specific instruction set. This allows statistics on
the power and energy consumption to be reported after
the simulated run of the program. SEEM enables an
estimation of energy usage among all of the feasible
paths of a program, allowing the exploration of different
compiler flags on the power and energy usage of a
program at compile-time [15].

1) Programs: To run experiments with the aforementioned design, three programs were selected, representing real-life workloads using the Collective Knowledge
framework. These are:
• SUSAN: Smallest Univalue Segment Assimilating
Nucleus, used for segmentation of brain MRI images.
• JPEG image decompression
• Dijkstra’s shortest-path algorithm
These will be run using the hardware described below:
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Primarily, this hardware/software combination was
chosen because of how easy energy instrumentation
was to undertake. Unlike other operating systems such
as Windows and MacOS, it is possible under Linux
to isolate cores from the general scheduler using the
isolcpus boot parameter for the Linux kernel, which
essentially means that one can essentially reserve cores
on the CPU for a particular task, without interference
from other processes [17].This allowed a more accurate measurement of the energy consumed by a given
process: the energy consumption of an isolated core is
guaranteed to be only affected by the processes that the
user chooses to run that core.

2.5

Median power consumption (mWh)

2) Hardware and software used.: The hardware chosen for this experiment was a desktop computer with
a processor using the AMD Zen 2 architecture: the 8core Ryzen 3700X CPU. The operating system used was
Linux: in this case, version 10 of the Debian distribution.
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Figure 1. Results of compiler flag exploration for Dijkstra’s shortest
path algorithm (median over 5 runs)

In addition, all modern CPUs released since 2011
support a process known as RAPL (Running Average
Power Limit), whereby the processor can measure its
own energy consumption. The update rate of the RAPL
registers generally tends to vary depending on the processor, though around every 1 millisecond is typical [18].
Using this knowledge, a simple C program was written
which extracted the energy usage from the reserved core
and then wrote it to a file for later analysis and integration, which was conducted using the Pandas library for
Python.
The computer used to undertake these experiments is
as follows:
1) AMD Desktop

For the compiler, Clang/LLVM was chosen: it is one of
the most common compilers available, with good support
for many different platforms and processors.
To automate the experiments, the Collective Knowledge framework was utilised, using a command similar
to the following:
ck autotune program:[program name]
-iterations=300 -repetitions=3
-seed=3299
3) Results: The results of these experiments are
shown below in graphical form:

7.1

Median power consumption (mWh)

a) Processor: AMD Ryzen 7 3700X running at
3.6 GHz, with 8 cores and 16 threads.
b) Memory: 16GB of DDR4 memory running
at 3200 MHz.
c) Operating system: Debian Linux version 10,
64 bit.

6.9
6.7
6.5
6.3
6.1
5.9
5.7
5.5
8.5

9

9.5
10
10.5
Execution time (seconds)

11

11.5

Figure 2. Results of compiler flag exploration for SUSAN (median
over 5 runs)
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Figure 3. Results of compiler flag exploration for JPEG (median over
5 runs)

4) Evaluation: What can be seen from the graphs
is that compiler flags can have a significant impact on
the energy usage as well as the execution time of the
program, without having to rewrite any program code.
While there is a positive correlation between energy
consumption and execution time, it is not a particulatrly
strong linear correlation, with a general “cluster” shape
with points with high execution times and low energy
usage and vice versa.
The degree of reduction in energy usage through the
changing of compiler flags is also very promising. With
SUSAN, there was a difference of roughly 17 percent
between the points with highest and lowest energy usage,
for Dijkstra’s algorithm, there was around a 10% difference, and for JPEG, there was around a 5% difference.
This shows that there is a scope to use compiler flags to
deliver significant reductions in energy usage, and shows
that further research in this direction is feasible.
There are limitations in this preliminary study, of
course. Firstly, I only have results here for one CPU
and operating system combination: due to time pressures,
I was unable to deliver results for more combinations
to confirm my findings were applicable across multiple
platforms. One advantage, however, of this experimental
setup, was that it was able to deliver accurate, repeatable
results: the ability to isolate CPU cores in Linux was
certainly helpful in this regard, as well as being able to
directly read CPU RAPL registers.

flags, one may instead look at optimizing for the hardware that the program is running on.
Most of the time, if one is looking at distributing
software, then it makes sense to have the software
distributed in a form in which it can be run on all
processors that can run a specific operating system. From
the standpoint of an application developer, releasing
binaries (software that has been compiled and can be
executed on a computer) makes distributing software
easier: the program can run on all computers, as long as
the computer’s processor uses the same instruction set
and operating system that the binaries have been compiled for (i.e. x86-64 on Windows). Red Hat, one of the
key Linux distributions used in enterprise environments,
for instance, recommends the use of compiler options
that give some level of optimization: the -O2 compiler
flag, for instance, which enables a “recommended” set
of optimizations, but the binaries generated are still able
to run on all machines running Red Hat with the target
CPU instruction set (such as x86-64 or ARM) [19].
While the former approach is great from a distribution
standpoint, there is the argument that one should sacrifice
the ability to run a program on all machines through
generic binaries, and instead provide binaries that are
optimized for a specific processor, or even compile
software for the specific machine before it is run.
Code generated for specific generations of machines
can vary significantly. Here is an example function
written in C. All this code does is simply find the sum
of all elements over an array of a certain length:
int testFunction ( int * input , int length ) {
i n t sum = 0 ;
f o r ( i n t i = 0 ; i < l e n g t h ; ++ i ) {
sum += i n p u t [ i ] ;
}
r e t u r n sum ;
}
The generated code, however, can be quite different,
depending on the processor that it has been compiled
for. Below is the assembly code for the inner for loop
for the Intel i386 processor.
jle
movl
leal
L3 :
addl
addl
cmpl
jne
ret

IV. H ARDWARE - SPECIFIC OPTIMIZATIONS
The next stage of this study focused on a different
strategy for minimizing energy usage of programs. Instead of focusing on finding a “perfect” set of compiler

testl
%eax , %e a x
L4
4(% e s p ) , %edx
(%edx ,% eax , 4 ) , %e c x

L4 :
ret

(% edx ) , %e a x
$4 , %edx
%edx , %e c x
L3
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This code is very simple to understand with a basic
knowledge of Intel x86 assembly: it first checks the
length and sees whether executing the for loop is necessary. The section L3 is where the addition takes place: it
adds the integer from the array to the final sum, checks
to see if it has reached the end of the array, and if so, it
stops and returns the sum, else it continues.
This code here would also run on any processor that is
compatible with the Intel i386 instruction set; most IBM
PC compatibles from the early 1990s would be able to
execute this block of code without modification: even
the latest Intel and AMD CPUs in 2021.
Newer CPUs, however, tend to add new instructions
as well as different CPU features with each generation.
For example, here is the same code, but compiled with
the -march=znver2 flag. -march tells the compiler
to optimize the code for a specific CPU, and znver2 is
the code that GCC and Clang use to represent the AMD
Zen 2 CPUs, released in 2019:
testFunction ( int * , int ):
# @testFunction ( i n t * , i n t )
testl
%e s i , %e s i
jle
. LBB0_1
movl
%e s i , %e c x
cmpl
$32 , %e s i
jae
. LBB0_4
jmp
. LBB0_7
. LBB0_1 :
retq
. LBB0_4 :
movl
%ecx , %edx
vpxor
%xmm0 , %xmm0 , %xmm0
xorl
%eax , %e a x
vpxor
%xmm1 , %xmm1 , %xmm1
vpxor
%xmm2 , %xmm2 , %xmm2
vpxor
%xmm3 , %xmm3 , %xmm3
andl
$ −32 , %edx
. LBB0_5 :
# => T h i s I n n e r Loop H e a d e r : Depth =1
vpaddd (% r d i ,% r a x , 4 ) , %ymm0 , %ymm0
vpaddd 32(% r d i ,% r a x , 4 ) , %ymm1 , %ymm1
vpaddd 64(% r d i ,% r a x , 4 ) , %ymm2 , %ymm2
vpaddd 96(% r d i ,% r a x , 4 ) , %ymm3 , %ymm3
addq
$32 , %r a x
cmpq
%r a x , %r d x
jne
. LBB0_5
vpaddd %ymm0 , %ymm1 , %ymm0
vpaddd %ymm0 , %ymm2 , %ymm0
vpaddd %ymm0 , %ymm3 , %ymm0
vextracti128
$1 , %ymm0 , %xmm1
vpaddd %xmm1 , %xmm0 , %xmm0
v p s h u f d $238 , %xmm0 , %xmm1
# xmm1 = xmm0 [ 2 , 3 , 2 , 3 ]
vpaddd %xmm1 , %xmm0 , %xmm0
v p s h u f d $85 , %xmm0 , %xmm1
# xmm1 = xmm0 [ 1 , 1 , 1 , 1 ]
vpaddd %xmm1 , %xmm0 , %xmm0
vmovd
%xmm0 , %e a x
cmpq
%r c x , %r d x
je
. LBB0_8
. LBB0_7 :
# => T h i s I n n e r Loop H e a d e r : Depth =1
addl
(% r d i ,% rdx , 4 ) , %e a x
incq
%r d x

cmpq
jne

%rdx , %r c x
. LBB0_7

. LBB0_8 :
vzeroupper
retq

As one can see, this code is much more complex
than the i386 example printed earlier, even if both,
fundamentally, return the same result. The code for the
Zen 2 processor, however, takes advantage of the AVX
(Advanced Vector Extensions) instruction set which was
introduced in 2011 to allow faster SIMD (Single Instruction, Multiple Data) operations [20]. This allows the
additions to be performed in parallel, which theoretically
should be significantly faster than the simpler addition
loop that the i386 assembly code contained.
However, there is a possibility that using AVX and
other SIMD instructions may have a negative impact on
the overall energy usage. Haj-Yihia et. al., for example,
found that using AVX instructions to perform moves
and additions on an Intel processor from 2015 results
in increased power consumption per instruction, though
they also found that overall, AVX reduced energy usage
[21].
A. SIMD experiments
Therefore, it was decided that experiments would be
performed to see whether the usage of SIMD instructions
would result in an increase in energy usage throughout
the run of a program, to see if that was a potential barrier
or benefit from an energy standpoint.
1) Experimental methodology: The same machine
that was used for the previous experiment was utilised
for this experiment as well, with the following specifications:
• Processor: AMD Ryzen 7 3700X 8-core processor,
with a clock speed of 3.6 GHz, as well as 256KB
instruction + 256KB data L1 cache, 4MB L2 cache,
and 32MB L3 cache.
• Memory: 16GB DDR4 memory (2x8GB) at 3200
MHz.
• Operating system: Instead of Debian 10 as was used
last time, Ubuntu 20.04 was used due to being more
up to date.
Again, the Clang compiler was used: here, version 10,
which is the version that Ubuntu 20.04 includes in its
repositories.
The following C code was compiled with the Clang
compiler. It is a fairly simple piece of code, which
simply takes an array allocated in memory, and sums the
elements of the array as well as each element squared
- this, for instance, would be applicable to statistics
applications where the calculation of the sum and the
sum squared is required.
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other code.

i n t t e s t F u n c t i o n ( i n t * input , long l e n g t h ) {
i n t sum = 0 ;
i n t sum_squared = 0;
f o r ( l o n g i = 0 ; i < l e n g t h ; ++ i ) {
sum += i n p u t [ i ] ;
s u m _ s q u a r e d += i n p u t [ i ] * i n p u t [ i ] ;
}
r e t u r n sum + s u m _ s q u a r e d ;
}
i n t main ( i n t a r g c , char ** a r g v ) {
long t o t a l _ t i m e ;
struct timespec i n i t i a l _ s t a r t = t i m e r _ s t a r t ()
;
int res ;
long c o m p l e t e _ t o t a l = 0;
long count ;
count = a t o l ( argv [ 1 ] ) ;
int * rand_array = ( int *) malloc ( s i z e o f ( int ) *
count ) ;
f o r ( i n t i = 0 ; i < a t o i ( a r g v [ 2 ] ) ; i ++) {
struct timespec begin = t i m e r _ s t a r t ( ) ;
res = t e s t F u n c t i o n ( rand_array , count ) ;
l o n g end = t i m e r _ e n d ( b e g i n ) ;
t o t a l _ t i m e += end ;
}
complete_total = timer_end ( i n i t i a l _ s t a r t ) ;
p r i n t f ( " T o t a l Time e l a p s e d : %l d /% l d \ n " ,
total_time , complete_total ) ;
free ( rand_array ) ;
return r e s ;
}

Most modern C compilers, such as Clang, will automatically vectorise code: they can detect when operations would benefit from having operations executed
in parallel which would therefore benefit from SIMD
instructions, and they will then use SIMD instructions,
primarily to reduce execution time as a processor can do
more work per clock cycle.
For each run, the clock speed of the CPU was fixed at
3.6 GHz so that changes in the clock frequency would
not affect results. The same power measurement tool was
also utilized as before.
The following compiler flags were utilized to see
whether SIMD would have an effect on energy consumption:
•

•
•
•

-O0 -mno-avx -mno-sse: Disables SIMD
and disables all compiler optimizations of the
code; this is naturally expected to be the slowest.
-O1 -mno-avx -mno-sse: Disables SIMD
and enables only basic optimizations.
-Ofast -mno-avx -mno-sse:
Disables
SIMD, but enables all other optimizations.
-Ofast: SIMD is enabled on top of optimizing

2) Results: Graphs showing the results are shown as
follows:

14.0

Energy consumption (mWh)

/ / Ends p r o c e s s t i m e r and g e t s d i f f e r e n c e
b e t w e e n s t a r t and end .
long timer_end ( s t r u c t timespec s t a r t _ t i m e )

Each compiled version was run 20 times, with 3 summations of 1,000,000,000 integers each.

12.5

12.0

10.0
8.0
6.0

5.04

5.02
3.52

4.0
2.0
0.0

-O0 no
-O1 no
-Ofast no -Ofast with
SIMD
SIMD
SIMD
SIMD
Combination of compiler flags used

Figure 4. Average energy consumption with each combination of
compiler flags

25.0
20.6
20.0

Execution time (s)

/ / Starts processs timer .
struct timespec t i m e r _ s t a r t () ;

15.0
10.0

7.34

7.34
5.57

5.0
0.0
-O0 no
-O1 no
-Ofast no -Ofast with
SIMD
SIMD
SIMD
SIMD
Combination of compiler flags used

Figure 5. Average execution time with each combination of compiler
flags
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Mean
execution
time (s)

Std. dev.
for exec.
time (s)

20.6

Mean
energy
usage
(mWh)
12.5

0.0143

Std. dev.
for energy
usage
(mWh)
0.0208

-00 no
SIMD
-O1 no
SIMD
-Ofast no
SIMD
-OFast
with
SIMD

7.34

5.04

0.00350

0.0166

7.34

5.02

0.00445

0.0165

5.57

3.52

0.00534

0.0214

Table I
R ESULTS TABLE FOR SIMD EXPERIMENTS

3) Conclusions: In conclusion, one can see that the
usage of SIMD instructions does reduce both execution
time and, more importantly, energy usage: by activating
SIMD, there is roughly a 30% improvement in energy
usage, which is even more significant when the corresponding improvement in execution time is only around
24%. As using SIMD is a way of taking advantage of the
hardware of the CPU, it can lead one to the conclusion
that taking advantage of the architecture of the CPU
would be beneficial for energy usage.
B. Real-World Benchmarks
Using these encouraging results from the SIMD
benchmarks, the next step would be to see how architectural optimizations could be used to improve energy
efficiency. Most compilers, including Clang, have support for the -march flag. This allows the compiler
to optimize the generated machine code to a specific
processor, though at the potential expense of the program
not being able to run on different CPUs. If one knows
the specific CPU that the program will be run on, which
is more likely in certain cases such as games consoles
and servers, then there could potentially be decreases
in energy usage, which may be quite significant. The
following experiment aimed to test this.
1) Experimental Design: In order to test the effect of
architectural optimizations, a set of real-world programs
were chosen. While benchmark programs such as the
SIMD loop described before would also suffice, using
real-world applications allows the conclusions gained
here to be more applicable to a wide range of applications. Table 2 shows the benchmarks used.
The same machine that was used for the previous
experiment was utilised for this experiment as well, with
the following specifications:
• Processor: AMD Ryzen 7 3700X 8-core processor,
with a clock speed of 3.6 GHz, as well as 256KB
instruction + 256KB data L1 cache, 4MB L2 cache,
and 32MB L3 cache.
• Memory: 16GB DDR4 memory (2x8GB) at 3200
MHz.

•

Operating system: Ubuntu 20.04.

Clang 10.0 was again utilized as the C compiler. Again,
each program was run on an isolated CPU core, and the
same energy instrumentation was utilized as before. The
following combinations of compiler flags were used:

1) -O2 -g: Default optimizations.
2) -O2 -g -march=znver2: Default optimizations, but optimized for the 3rd gen Ryzen CPU
(Arch).
3) -Ofast: All optimizations, but can run on a
generic CPU (Fast).
4) -Ofast -march=znver2: All optimizations
and tailored specifically for the 3rd gen Ryzen
CPU (Fast + Arch).

Each program was run 10 times with the different
combinations of compiler flags. The median values of
execution time and energy consumption over the 10 runs
was taken to be the average.

2) Results: The results for the experiments are
demonstrated below:

0

Average % change compared to baseline

Compiler
flags

-1
-2
-3

-4
-5
-6
-7
-8

Fast
Execution time

Arch

Fast+Arch

Power consumption

Figure 6. Graph showing relative execution time and power consumption across all programs as compared to the baseline (-O2 -g) when
different compiler flags are used.
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Name

Description

Test

AOBench

A lightweight ambient occlusion renderer written in
C.

A 3840x2160 (4K) image was rendered.

7-Zip

The p7zip program with its integrated benchmark
feature.

Integrated benchmark.

GZip

Compressing a file using gzip program.

Compression of latest Debian DVD image.

LZ4

Compressing a file using lz4 library.

Compression of latest Debian DVD image.

CoreMark

Standardized processor benchmark.

1,000,000 iterations of the benchmark were run.

LAME

MP3 encoder.

A 1 hour WAV file was encoded using LAME’s
default settings as an MP3 file.

Fhourstones

Connect Four solver.

Integrated benchmark.

GraphicsMagick

Imaging library.

A number of imaging operations were performed on
a 10800x5400 JPEG image three times: conversion
of the color space to HWV, adding 30% Gaussian
noise, automatic image enhancement, resizing to
50% of original size, rotating 90 degrees,
sharpening the image, and applying a swirl filter.

PrimeSieve

Generating prime numbers using a highly optimised
Eratosthenes implementation.

The 5,000,000,000th prime number was to be
found.

SmallPT

A tiny C++ renderer written in less than 100 lines
of code.

20 samples per pixel were used for rendering.

Stockfish

An advanced chess engine.

Integrated benchmark.

WebP

Encoding images using Google’s WebP library

A 7361x4907 JPEG image was converted into
WebP.

Table II
R EAL - WORLD BENCHMARKS UTILISED .

WebP

WebP

Stockfish

Stockfish

SmallPT

SmallPT

PrimeSieve

PrimeSieve

LZ4

LZ4

LAME

LAME

GZIP

GZIP

GraphicsMagick

GraphicsMagick

Fhourstones

Fhourstones

CoreMark

CoreMark

AOBench

AOBench

7-Zip

7-Zip

-40

Fast

-30
-20
-10
0
% change in execution time
Arch

10

Fast+Arch

Figure 7. Graph showing relative execution time as compared to the
baseline (-O2 -g) when different compiler flags are used.

-40

Fast

-30
-20
-10
0
10
% change in power consumption
Arch

20

Fast+Arch

Figure 8. Graph showing power consumption as compared to the
baseline (-O2 -g) when different compiler flags are used.
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Detailed results tables can be found in the appendix.
3) Conclusions: Enabling architectural optimizations
as well as more general optimizations can have a significant impact on both execution time and energy usage of
a program’s execution. With these twelve benchmarks,
one can generally see that execution time and energy
usage are positively correlated in general. Enabling both
architectural and general optimizations is not, however,
a ’magic bullet’ that will automatically decrease energy
usage: while in some cases, such as SmallPT, there is
a significant reduction in energy usage (17.3 percent),
other programs such as GZip and CoreMark actually
see increases when both compiler flags are applied.
In most cases, however, more optimization, including
CPU optimization, is still beneficial. Another interesting
observation is the additive effect that these optimizations
seem to have: if enabling CPU optimizations increases
energy consumption when -O2 is used, then it can be
seen that it increases energy consumption when -Ofast
is used, which is almost as if both flags are independent
of one another. This may make it easier for developers
and software distributors to see which flags will have
the most effect and choose the correct combination
accordingly.
V. C ONCLUSIONS AND F UTURE W ORK
A. Conclusions
In conclusion, one can see that the compiler can
have a significant effect on the energy consumption
of a program during its execution. This is definitely a
positive result as it means that software does not need to
be rewritten to increase its energy efficiency - instead,
one can just recompile it using some combination of
compiler flags to increase its energy efficiency. The most
effective method of increasing energy efficiency was
to also optimize for speed: optimize the program for
speed, as well as using architectural optimizations for
the processor that the program is going to be run on (if
known).
The architectural optimization route seems to provide
the most promising way in which a program can be
compiled to gain energy efficiency - in some cases, up
to 30 percent - but of course there are caveats to this
approach: one may not know which processors that users
are going to run a piece of software on, for instance.
One approach could be to build software from source
code before it is run, so that the correct architectural
optimizations can be applied, which is obviously more
pertinent to open-source applications than proprietary
ones.
In addition, one can extrapolate other conclusions
from this study as well. For example, the programming
language that a program is written in may affect energy usage: assembly language, which is able to take

advantage of a specific CPU’s architecture through using
architecture-specific instructions, may offer better energy
efficiency than an interpreted language, which may not
translate code closely to processor instructions. The
most important conclusion that one can draw, however,
is that in general, making the program run faster on
modern processors is most likely to result in gains in
energy usage: there are very few cases when making
the program run slower will result in decreased energy
consumption.

B. Future Work

Some further directions that this research could go in
are:
•

•

•

Exploring different architectures. Originally, it was
planned that experiments would be performed on
different CPU architectures: an ARM CPU in addition to an x86-64 CPU (i.e. AMD Ryzen), as ARM
is a RISC (Reduced Instruction Set Computing)
architecture, which is an entirely different paradigm
than CISC (Complex Instruction Set Computing)
architectures such as x86-64. What prevented the
exploration of ARM CPUs was a lack of suitable
power measurement infrastructure - the Raspberry
Pi 4, which was the ARM computer planned for
inclusion, has no interface like RAPL - as well as
time constraints. Nevertheless, this is a direction
which should be explored in the future: are the
conclusions in this study applicable to RISC?
Looking at different programming languages. Most
of the programs used for testing were written in
C or C++. However, what could warrant investigation would be improving the energy efficiency
of virtual-machine based languages such as Java
and C# or interpreted languages like Python and
JavaScript: would it improve through recompiling
their interpreters/VMs, or would other techniques
be necessary?
Parallelism. All of the workloads studied in this paper were single-core workloads, as they were fixed
to run on a single core. It would be worth expanding
this study to see if the compiler can improve the
energy efficiency of multi-core workloads as well
as single-core workloads.
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A PPENDIX
On the following page are the tables of results for each
program in the real-world application testing. All values
are rounded to 3 significant figures.
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Flags used

Exec. time (seconds)

Energy use (Wh)

Std. dev. for exec.
time (s)

Std. dev. for energy
consumption (Wh)

-O2 -g

40.8

0.0892

0.200

0.000503

-O2 -g
-march=znver2

39.8 (-2.6%)

0.0847 (-5.1%)

0.168

0.00111

-Ofast

40.9 (+0.1%)

0.0895 (+0.3%)

0.0372

0.000161

-Ofast -march=znver2

40.3 (-1.3%)

0.877 (-1.8%)
Table III
7-Z IP RESULTS

0.0263

0.000212

Flags used

Exec. time (seconds)

Energy use (Wh)

Std. dev. for exec.
time (s)

Std. dev. for energy
consumption (Wh)

-O2 -g

75.7

0.211

2.67

0.00327

-O2 -g
-march=znver2

76.9 (+1.6%)

0.208 (-1.3%)

0.325

0.00511

-Ofast

58.7 (-23.7%)

0.160 (-23.1%)

0.144

0.00281

-Ofast -march=znver2

53.5 (-30.5%)

0.150 (-27.8%)
Table IV
AOB ENCH RESULTS

0.0955

0.00198

Flags used

Exec. time (seconds)

Energy use (Wh)

Std. dev. for exec.
time (s)

Std. dev. for energy
consumption (Wh)

-O2 -g

34.9

0.0684

0.0622

0.000106

-O2 -g
-march=znver2

35.4 (+1.4%)

0.0690 (+0.9%)

0.0265

0.000122

-Ofast

35.9 (+3.1%)

0.0692 (+1.2%)

0.103

0.000341

-Ofast -march=znver2

37.0 (+6.2%)

0.0706 (+3.3%)
Table V
C ORE M ARK RESULTS

0.0346

0.000182

Flags used

Exec. time (seconds)

Energy use (Wh)

Std. dev. for exec.
time (s)

Std. dev. for energy
consumption (Wh)

-O2 -g

107

0.199

0.470

0.000308

-O2 -g
-march=znver2

100 (-6.5%)

0.1936 (-2.7%)

0.830

0.00305

-Ofast

107 (-0.6%)

0.196 (-1.5%)

0.453

0.000452

-Ofast -march=znver2

97.0 (-9.5%)

0.197 (-1.0%)
Table VI

0.637

0.00422

F HOURSTONES RESULTS

Flags used

Exec. time (seconds)

Energy use (Wh)

Std. dev. for exec.
time (s)

Std. dev. for energy
consumption (Wh)

-O2 -g

67.7

0.179

0.430

0.000381

-O2 -g
-march=znver2

67.7 (0%)

0.179 (0%)

0.0304

0.0000635

-Ofast

67.7 (0%)

0.179 (0%)

0.0123

0.000321

-Ofast -march=znver2

67.8 (+0.1%)

0.178 (-1.0%)
Table VII
G RAPHICS M AGICK RESULTS

0.133

0.00174
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Flags used

Exec. time (seconds)

Energy use (Wh)

Std. dev. for exec.
time (s)

Std. dev. for energy
consumption (Wh)

-O2 -g

88.5

0.225

0.866

0.00229

-O2 -g
-march=znver2

90.6 (+2.3%)

0.231 (+2.6%)

0.447

0.00271

-Ofast

90.6 (+2.4%)

0.241 (+7.3%)

0.0786

0.000346

-Ofast -march=znver2

92.7 (+4.7%)

0.244 (+8.6%)
Table VIII
G ZIP RESULTS

0.118

0.000352

Flags used

Exec. time (seconds)

Energy use (Wh)

Std. dev. for exec.
time (s)

Std. dev. for energy
consumption (Wh)

-O2 -g

56.9

0.155

0.0647

0.000853

-O2 -g
-march=znver2

55.9 (-1.8%)

0.153 (-0.5%)

0.0566

0.000662

-Ofast

54.7 (-3.8%)

0.151 (-2.5%)

0.0613

0.000893

-Ofast -march=znver2

55.3 (-2.7%)

0.148 (-4.5%)
Table IX
LAME RESULTS

0.116

0.00131

Flags used

Exec. time (seconds)

Energy use (Wh)

Std. dev. for exec.
time (s)

Std. dev. for energy
consumption (Wh)

-O2 -g

3.35

0.00660

0.0932

0.0000600

-O2 -g
-march=znver2

3.32 (-0.9%)

0.00633 (-4.2%)

0.551

0.000143

-Ofast

3.38 (+0.8%)

0.00657 (-0.5%)

0.100

0.0000499

-Ofast -march=znver2

3.21 (-4.1%)

0.00624 (-5.5%)
Table X
LZ4 RESULTS

0.0344

0.0000365

Flags used

Exec. time (seconds)

Energy use (Wh)

Std. dev. for exec.
time (s)

Std. dev. for energy
consumption (Wh)

-O2 -g

18.7

0.0480

0.0289

0.000288

-O2 -g
-march=znver2

18.6 (-0.4%)

0.0477 (-0.6%)

0.0308

0.000144

-Ofast

18.7 (-0%)

0.0480 (-0%)

0.0351

9.34E-05

-Ofast -march=znver2

18.5 (-1%)

0.0477 (-0.7%)
Table XI
P RIME S IEVE RESULTS

0.0344

0.000207

Flags used

Exec. time (seconds)

Energy use (Wh)

Std. dev. for exec.
time (s)

Std. dev. for energy
consumption (Wh)

-O2 -g

20.84

0.0495

0.0290

0.000440

-O2 -g
-march=znver2

19.8 (-5.1%)

0.0468 (-5.6%)

0.00964

8.76E-05

-Ofast

19.8 (-5.0%)

0.0440 (-11.1%)

0.0127

0.000104

-Ofast -march=znver2

18.3 (-12.0%)

0.0410 (-17.3%)
Table XII
S MALL PT RESULTS

0.0168

0.000119
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Flags used

Exec. time (seconds)

Energy use (Wh)

Std. dev. for exec.
time (s)

Std. dev. for energy
consumption (Wh)

-O2 -g

3.27

0.00914

0.00451

0.0000577

-O2 -g
-march=znver2

2.12 (-35.3%)

0.00631 (-30.9%)

0.00630

0.0000424

-Ofast

3.34 (+2.1%)

0.00937 (+2.5%)

0.0186

0.0000761

-Ofast -march=znver2

2.27 (-30.8%)

0.0653 (-28.6%)
Table XIII

0.00608

0.0000234

Energy use (Wh)

Std. dev. for exec.
time (s)

Std. dev. for energy
consumption (Wh)

S TOCKFISH RESULTS

Flags used

Exec. time (seconds)

-O2 -g

20.4

0.0460

0.588

0.000388

-O2 -g
-march=znver2

19.5 (-4.5%)

0.0446 (-2.9%)

0.210

0.000242

-Ofast

19.9 (-2.5%)

0.0460 (-0.1%)

0.109

0.000284

-Ofast -march=znver2

19.6 (-4.2%)

0.0449 (-2.3%)
Table XIV
W EB P RESULTS

0.162

0.000247

